DILLON&YUDELL LLP

ATTORNEYS AT LAW

FACSIMILE TRANSMITTAL SHEET

TO:	FROM:
Examiner Stevens	_Matthew Baca reg no 42,277_
COMPANY:	DATE:
USPTO	_02/17_
FAX NUMBER:	TOTAL NO. OF PAGES INCLUDING COVER:
_(571) 273-3715_	_3_
PHONE NUMBER:	SENDER'S REFERENCE NUMBER:
RE:	YOUR REFERENCE NUMBER:

☐ URGENT   ☐ FOR REVIEW   ☐ PLEASE COMMENT   ☐ PLEASE REPLY   ☐ PLEASE RECYCLE

NOTES/COMMENTS:

8911 N. CAPITAL OF TEXAS HWY., SUITE 2110, AUSTIN, TEXAS 78759
512.343.6116 (V) • 512.343.6446 (F) • DILLONYUDELL.COM

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	§	Attorney Docket No. AUS920000227US1
ROESNER ET AL.	§	
	§	
Serial No.: **09/751,803**	§	Examiner: **THOMAS H. STEVENS**
	§	
Filed: **12/29/2000**	§	
For: **SIGNAL OVERRIDE FOR**	§	Art Unit: **2123**
SIMULATION MODELS	§	
	§	

REQUEST FOR TELEPHONE INTERVIEW

The Applicants in the above-entitled U.S. Patent Application, by and through their attorney of record, respectfully request an interview with the Examiner to discuss this case. Applicants' representative, Matthew Baca, will be available for such telephone interview at the Examiner's convenience. Matthew Baca's contact information: telephone: (512) 343-6116; fax: (512) 343-6446; e-mail: baca@dillonyudell.com.

Agenda:

Applicants request a discussion of the following items:

1. Regarding the rejections of independent <u>claims 1</u>, whether the combination of Wu et al., Improv Systems Inc. and U.S. Pat. No. 6,223,142, issued to Bargh et al., disclose or render obvious a method for overriding a simulated signal within an HDL simulation model that includes instantiating an instrumentation entity having input and output port mapping fields.

2. Regarding the rejections of dependent <u>claims 2 and 13</u>:

(1) whether the currently stated grounds of rejection adequately cover the subject matter incorporated by claim 2 (claim 2 incorporates the limitations of claim 13 as well as claim 1); and

(2) whether the combination of references disclose a method for overriding a simulated signal within an HDL model that includes a step of "generating signal selection means within said simulation model for selectively overriding said designated signal with said override signal responsive to said post-compiler instrumentation load tool processing said port mapping fields" and "wherein said output port mapping field further comprises a control port field specifying an output port for delivering an override enable signal to said signal selection means."

Respectfully submitted,

Matthew Baca, *Reg. No. 42,277*
Dillon & Yudell LLP
8911 N. Capital of Texas Highway, Suite 2110
Austin, Texas 78759 Tel.: 512.343.6116
ATTORNEY FOR APPLICANT(S)